



Fundamentals of Microelectronics II



مثال فصل ۱۵ - مدارهای دیجیتال CMOS

Mohammad Ali Mansouri- Birjandi
Majid Ghadrdan


Faculty of Electrical and Computer Engineering
University of Sistan and Baluchestan (USB)

mansouri@ece.usb.ac.ir ,
mamansouri@yahoo.com

CMOS Inverter VTC




NMOS Section of NOR




- When either A or B is high or if both A and B are high, the output will be low. Transistors operate as pull-down devices.

PMOS Section of NOR



- When both A and B are low, the output is high. Transistors operate as pull-up devices.


CMOS NOR



$$V_{out} = \overline{(A+B)}$$

- Combing the NMOS and PMOS NOR sections, we have the CMOS NOR.

Example: Three-Input NOR




$$V_{out} = (A + B + C)'$$

Equal Rise & Fall ($\mu_n \approx 2\mu_p$)


$$\begin{aligned} W_1 &= W_2 = W_3 = W \\ W_4 &= W_5 = W_6 = 6W \end{aligned}$$

Drawback of CMOS NOR




- Due to low PMOS mobility, series combination of M_3 and M_4 suffers from a high resistance, producing a long delay.
- The widths of the PMOS transistors can be increased to counter the high resistance, however this would load the preceding stage and the overall delay of the system may not improve.

NMOS NAND Section




➤ When both A and B are high, the output is low.

PMOS NOR Section



- When either A or B is low or if both A and B are low, the output is high.


CMOS NAND



$$V_{out} = \overline{(A.B)}$$

- Just like the CMOS NOR, the CMOS NAND can be implemented by combining its respective NMOS and PMOS sections, however it has better performance because its PMOS transistors are not in series.

Example: Three-Input NAND




$$V_{out} = (ABC)'$$

Equal Rise & Fall ($\mu_n \approx 2\mu_p$)


$$W_1 = W_2 = W_3 = 3W$$

$$W_4 = W_5 = W_6 = 2W$$


NMOS and PMOS Duality



C is in “series” with the
“parallel” combination of A and B





C is in “parallel” with the
“series” combination of A and B



➤ In the CMOS philosophy, the PMOS section can be obtained from the NMOS section by converting series combinations to the parallel combinations and vice versa.

سوئیچ MOS



توجه: ۱) تمام ترانزیستور باید در ناحیه Triode باشد تا بتوانیم
فولت سوئیچ استفاده کنیم.

۲) شرط روشن (ON) $V_G = \text{High (VDD)} \rightarrow$


۱- ولتاژ در ناحیه Triode $V_{GS} > V_{TH}$ (بسیار کم)


۲- ولتاژ در ناحیه Saturation $V_{DS} < (V_{GS} - V_{TH})$ (بسیار کم)

سوئیچ MOS

NMOS: $\begin{cases} V_G = \text{High} \\ (\text{مکینه } 5N) \end{cases}$ $\begin{cases} \text{یک ضعیف} \\ \text{صفر خوب} \end{cases}$

PMOS: $\begin{cases} V_G = \text{Low} \\ (\text{زمین}) \end{cases}$ $\begin{cases} \text{یک خوب} \\ \text{صفر ضعیف} \end{cases}$ PMOS





CMOS

مدار باز $\Rightarrow$ حالت قطع کلید
 $\varphi = 0, \bar{\varphi} = 1 \Rightarrow$
 حالت وصل کلید
 $\varphi = 1, \bar{\varphi} = 0 \Rightarrow$
 اتصال کوتاه

هر دو ترانزیستور وصل هستند

نتیجه دو مقاومت موازی $\Leftarrow$ یک مقاومت به مقدار کمتر



در هنگام وصل کلید (که هر دو ترانزیستور در حالت Triode قرار دارند)

۱۱ منطق از طریق PMOS منتقل می شود
 ۱۰ منطق از طریق NMOS منتقل می شود

در نتیجه یک اتصال خوب، هم برای ۱۱ و هم برای ۱۰ وجود دارد


$$\overline{A+B} = \overline{A} \cdot \overline{B} \quad , \quad \overline{A \cdot B} = \overline{A} + \overline{B}$$

مثال

مثال ۱

$$F_1 = A + BCD$$

$$F_1 = \overline{A + BCD} = \overline{A} \cdot (\overline{BCD})$$








مثال ۲

$$F_2 = AB + C(D + E)$$

مثال ۲

$$F_2 = \overline{AB + C(D + E)} = \overline{AB} \cdot (\overline{C} + \overline{(D + E)})$$





مثال ۲ (ادامه)

